How-To Geek on MSN

Why a RISC-V board is my most exciting purchase of 2025

Thanks to RISC-V's open nature, more scrappy board developers can produce their own chips without signing legal agreements or ...
Design-Reuse

Codasip Releases a Major Upgrade of Its Studio Processor Design Toolset with a Tutorial RISC-V core

Munich, Germany – April 13 th, 2021 – Codasip, the leading supplier of processor design solutions and customizable RISC-V processor IP, is pleased to announce the availability of Codasip Studio 9.0 ...
Design-Reuse

Risc-v architecture tutorial IP Listing

The Synopsys ARC-V™ RMX-100 series processors are optimized for use in embedded applications where power and area are the utmost concern. The DSP enhanced implementation (RMX-100D) adds DSP ... The ...
Hackaday

High Performance RISC-V

From the Institute of Computing Technology division of the Chinese Academy of Sciences and Peng Cheng Laboratory comes a high-performance and well-documented RISC-V core called XiangShan. In the Git ...
EDN

IAR Systems Enables Linux-Based Continuous Integration and Automated Workflows for RISC-V

IAR Systems, the future-proof supplier of software tools and services for embedded development, releases an update of its RISC-V build tools supporting implementation in Linux-based frameworks for ...
EDN

Virtual RISC-V Summit: New projects and new implementations

The third annual RISC-V summit takes place next month, 8-10 December 2020, and like the majority of events this year, will be completely online. The program features three days of talks around ...
Finanznachrichten

OneSpin Addresses the Challenges of RISC-V Verification Through Series of Speaking Engagements, Workshop, and Tutorials

Series designed to help developers and integrators effectively verify RISC-V integrity: functional correctness, safety, security, and trust OneSpin Solutions, provider of certified IC integrity ...
Hackaday

CH32 RISC-V MCUs Get Official Arduino Support

Watch on Posted in Arduino Hacks, Microcontrollers Tagged arduino, Arduino IDE, CH32, RISC-V ← Current-Based Side-Channel Attacks, Two Ways British Hospital Blasts Through Waiting Lists By Slashing ...
New Electronics

Semidynamics launches first fully-coherent RISC-V Tensor unit

Semidynamics has announced a RISC-V Tensor Unit that is designed for ultra-fast AI solutions and is based on its fully customisable 64-bit cores. State-of-the-art Machine Learning models, such as ...